WHAT IS CLAIMED IS:

- 1. A contact for use in an integrated circuit, comprising:
- a via located in a substrate; and
- a contact plug located in said via, wherein said contact plug
- 4 has a first portion having a notch removed therefrom and a second
- 5 portion filling said notch.
- The contact as recited in Claim 1 wherein said first and
 second portions comprise tungsten.
- 3. The contact as recited in Claim 1 wherein said notch has
- 2 a depth ranging from about 20 nm to about 600 nm.
- 4. The contact as recited in Claim 1 wherein an opening of said notch has an width ranging from about 50 nm to about 150 nm.
- 5. The contact as recited in Claim 1 further including an
- 2 adhesion layer located within said notch and between said first and
- 3 second portions.
- 6. The contact as recited in Claim 5 wherein said adhesion
- layer has a thickness ranging from about 5 nm to about 15 nm.

- 7. The contact as recited in Claim 5 wherein said adhesion layer is a titanium/titanium nitride adhesion layer.
- 8. The contact as recited in Claim 1 being substantially free of a seam or void.

- 9. A method for manufacturing a contact for use in an integrated circuit, comprising:
- forming a via in a substrate; and
- 4 placing a contact plug in said via, wherein said contact plug
- 5 has a first portion having a notch removed therefrom and a second
- 6 portion filling said notch.
- 10. The method as recited in Claim 9 wherein said placing
- 2 includes etching said notch within said first portion and
- 3 subsequently depositing said second portion within said notch.
- 11. The method as recited in Claim 9 wherein said placing a
- 2 contact plug having first and second portions include placing a
- 3 contact plug having first and second tungsten portions.
- 12. The method as recited in Claim 9 wherein said notch has
- 2 a depth ranging from about 20 nm to about 600 nm.
- 13. The method as recited in Claim 9 wherein an opening of
- 2 said notch has an width ranging from about 50 nm to about 150 nm.
- 14. The method as recited in Claim 9 further including
- 2 depositing an adhesion layer within said notch and between said
- 3 first portion and said second portion.

- 15. The method as recited in Claim 14 wherein depositing an adhesion layer includes depositing an adhesion layer having a
- 3 thickness ranging from about 5 nm to about 15 nm.
- 16. The method as recited in Claim 14 wherein depositing an adhesion layer includes depositing a titanium/titanium nitride adhesion layer.
- 17. The method as recited in Claim 9 wherein said placing includes placing a contact plug in said via being substantially free of a seam or void.

- 18. An integrated circuit, comprising:
- 2 transistors located over a substrate; and
- 3 an interlevel dielectric layer located over said transistors,
- 4 said interlevel dielectric layer having a contact for contacting
- 5 said transistors located therein, said contact including;
- a via located in said interlevel dielectric layer; and
- 7 a contact plug located in said via, wherein said contact
- 8 plug has a first portion having a notch removed therefrom and a
- 9 second portion filling said notch.
- 19. The integrated circuit as recited in Claim 18 further
- 2 including an adhesion layer located within said notch and between
- 3 said first portion and said second portion.
 - 20. The integrated circuit as recited in Claim 18 wherein
- 2 said transistors are selected from the group consisting of:
- 3 CMOS devices;
- 4 BiCMOS devices; and
- 5 bipolar devices.